Abstract-Electrocardiogram (ECG) signal is widely used in the diagnosis of heart diseases. Since the amplitude of this signal is very low, a high-gain low-noise amplifier with a high common mode rejection ratio (CMRR) is needed. In portable applications a battery provides the required power for the ECG device. Hence, ECG amplifiers should have low area and power consumption. In this paper, an instrumentation amplifier for ECG application is proposed in which MOSCAPs are used to reduce the circuit area. MOSCAPs are inherently nonlinear and a technique is presented to reduce the impact of this nonlinearity. In ECG systems, a driven right-leg circuit is used to increase the CMRR of the amplifier. In this paper a class AB buffer is employed to implement this circuit. The simulation results show that the gain of the proposed amplifier is 46.18 dB and its input referred noise is 7.8µV rms over the frequency range of 0.3 Hz to 150 Hz. The total power consumption of the designed amplifier is 72nW. The amplifier CMRR is 96 dB and its total harmonic distortion (THD) is 0.68% (at 60Hz).
INTRODUCTION
With ever increasing demand for portable biomedical instruments, the power consumption and area of these equipments should be decreased as much as possible. One of the widely used portable biomedical systems is the electrocardiogram (ECG) recording device. One of the main building blocks of this system is the ECG amplifier. The amplitude of the ECG signal is less than 5mV and its frequency is between 0.3 to 150Hz. Since this signal is very weak, in the first stage it should be amplified with a very low noise amplifier [1] .
An ECG amplifier should be able to reject noise, offset and common mode voltage. Since the ECG signal contains low frequency components, the flicker noise has a major impact on the performance of the amplifier. Moreover, the ECG signal is taken from biopotential electrodes and passes through the electrode-skin interface, hence, a very large offset (>10mV) exists at the input of the amplifier [1] .Therefore for the ECG signal to be amplified properly, the amplifier should omit this offset voltage; otherwise the amplifier may be saturated. Another unwanted signal is the common mode voltage that has the largest amplitude in 50/60 Hz frequency (coming from the power lines). Since the amplitude of this signal is much higher than that of the ECG signal, the amplifier should have a very high common mode rejection ratio (CMRR) to reduce the negative impact of this signal. However, ECG amplifiers with very high CMRR are power hungry and hence they are not suitable for portable applications. One solution is the utilization of driven-right-leg circuit. This circuit helps to reject the common mode voltage. Using the driven-right-leg circuit, amplifiers with moderate CMRR can be used and therefore, the overall power consumption of the system can be decreased. In portable applications, the right leg electrode is placed on the chest [2] .
Different structures have been proposed for implementing ECG amplifier. These structures generally can be categorized into conventional and chopper amplifiers. Chopper amplifiers are able to reduce 1/f and DC noises considerably. However, since these structures are wide band, their power dissipation is high [1, 3] . Current mode amplifiers are one of the conventional biomedical structures. These amplifiers use folded cascode technique and are very power hungry. Gm-C filters are employed to omit offset and noise signals, but the drawback of these circuits is their high power dissipation [4, 5] .
Typically, the gain of conventional instrumentation amplifiers is provided by resistor dividers. These amplifiers are noisy and power consuming. Also, due to the poor matching of resistors, the CMRR of this circuit is inherently low. However, the input impedance of this structure is high and the common mode voltage is generated without any peripheral circuit [2, 4] . Even if the resistors of these amplifiers are implemented using transistors, its power consumption is still a problem [6] . In [2] resistors are replaced with capacitors and the behavior of the circuit is improved with regard to noise and power [2] . However, since the low cut-off frequency of the ECG amplifier should be less than 0.5 Hz, the capacitors have become very large. Therefore this structure is not area efficient and suitable for portable applications.
In this paper a new ECG amplifier is presented in which capacitors are replaced with MOSCAPs. Using this technique the occupied area of the circuit on silicon is reduced. MOSCAPs are inherently nonlinear and techniques have so far been presented to solve this problem. In the proposed circuit input transistors are biased in sub-threshold region to save power. Also, a class AB buffer is employed in the driven-right-leg circuit to enhance the CMRR.
The rest of this paper is organized as follow. In section II the structure of the proposed amplifier and the drivrn-rightleg circuit are explained. The linearization technique and analysis of its behavior are provided in section III. Section IV includes simulation results. The paper concludes in section V.
II. THE AMPLIFIER STRUCTURE
The biomedical amplifier is usually a two stage circuit. In low voltage applications, it is not possible to cascode transistors and hence the gain of a single stage is not high. Instead, the stages are cascaded to achieve high gain. The first stage of an instrumentation amplifier (IA) is a low-noise low-gain circuit that generates the common mode voltage and the second stage is a high gain and variable gain differential amplifier. The amplifier that is designed in this work is based on the amplifier architecture shown in Fig. 1 [2] . As can be seen in this figure, the resistors used in conventional IAs are replaced with capacitors. Using proper values for capacitors the low cut off frequency can be set to the desired value. Also, the DC common mode and offset voltage of the first stage is removed by the coupling capacitors C 5 and C 6 . The disadvantage of using capacitors is the large area of the overall amplifier. One technique that can be used to tackle this problem is using MOSCAPs instead of the MIM capacitors since the area of MOSCAPs is ¼ of that of the MIM capacitors in the 0.18µm CMOS technology. 
A. The Operational Transconductance Amplifier
As shown in Fig. 1 the IA includes three operational transconductance amplifiers (OTA). The OTA structure employed in this design is illustrated in Fig. 2 . The input transistors of the circuit are PMOS. Flicker noise of PMOS transistors are one to two orders of magnitude smaller than their NMOS transistors [2] . For further reduction of the input referred noise of the amplifier, the size of the input transistors is selected large and to reduce the power consumption they are biased in sub-threshold region [2] . Since the noise of the first stage is the most dominant part of the input referred noise of the circuit, the biggest part of the amplifier power budget is considered for this stage. 
B. Driven-Right-Leg Circuit
The driven-right-leg circuit can help reject the common mode voltage using common mode feedback technique and it is one of the main blocks in ECG recording devices. The block diagram of this circuit is shown in Fig. 3 . The circuit consists of an amplifier (OTA) and a buffer. In order to reduce the power consumption of the circuit, we have used a class AB buffer in the proposed architecture. The circuit diagram of this buffer is depicted in Fig. 4 . Class AB amplifiers consume less power compared to class A amplifiers. The reason of using this structure for the buffer is its low distortion [7] . In our design the power budget of each stage is divided as shown in Table 1 . Fig. 4 : The structure of the class AB buffer [7] . 
III. CIRCUIT LINEARIZATION

A. MOSCAP and Semi-Resistor Linearization
As stated above, we have replaced the MIM capacitors of the ECG amplifier with MOSCAPs in order to save the area. MOSCAPs are inherently non-linear and using them in a circuit can result in output voltage distortion. Fig. 5 shows the variation of the capacitance of a MOSCAP versus the voltage difference between its terminals. There are three ways for linearization of MOSCAPs. We can put these devices in series or in parallel as illustrated (Fig. 5-b and c) . Alternatively, we can increase the gate to bulk voltage of the MOSCAP (the region marked by x in Fig. 5-d) . As shown in Fig. 5-d , series connection of MOSCAPs is linear for voltages more than about 0.5V. However, it leads to small values of capacitance and the area should be increased by a factor of approximately 4 to reach the same capacitance obtained by a simple MOSCAP. Therefore, using series combination is not a suitable solution for the linearization of MOSCAPs in our design.
In the circuit of Fig. 1 , the capacitors C 7 and C 8 are implemented using the parallel structure. This is because this structure is linear when voltage difference between its terminals is 0V. The occupied area of this structure is the same as an individual MOSCAP. The voltage variations across capacitors C 1 to C 4 are not zero and our simulations show that their impact on the THD of the amplifier is negligible. Hence, we don't implement them by parallel MOSCAPs.
The values of capacitors C 5 and C 6 are very high ( ≈ 40pF) owing to the fact that the low cut-off frequency should be 0.3Hz. For these capacitors we have used single transistor MOSCAPs but we have biased them in the area marked by x in Fig. 5-d to obtain linear operation and maximum capacitance. In the amplifier of Fig. 1 , the dc voltage drop across C5 and C6 is close to 0V which is not desirable. If we want to put a MOSCAP in region x, a voltage drop of minimum 0.7V is needed. In our design we have used a level shifter at the output of the first stage (nodes 'a' and 'a'' in the Fig. 1 ) to provide this voltage across C 5 and C 6 . The structure of the level shifter is the same as the buffer in Fig. 4 . In our design, the voltage shift is 0.5V. Note that the voltage variation across C5 and C6 is very small and the non-linearity of these capacitors on the THD of the overall amplifier is negligible. By this voltage shift we have able to reduce the area of the C5 and C6 MOSCAPs by approximately 70%. Table II shows the technique used to implement each of the capacitors of the ECG amplifier.
TABLE II. THE TECHNIQUE USED FOR IMPLEMENTING THE CAPACITOR
Way of implementation Capacitors
Individual MOSCAP C1-C4
Biased MOSCAPs with high voltage C5-C6
MOSCAP Parallel C7-C9
Another element of the ECG amplifier that takes a large area is the resistors (R blocks in Fig. 1) . It is possible to use MOSFETs as resistors to save area. Two possible structures for implementing these resistors are shown in Fig. 6 [8] . We have used the diode connected configuration of Fig. 6 -b in our design. 
B. THD Analysis
In order to analyze the linearity of our circuit and investigation of the effect of each MOSCAP on the circuit behavior, we consider a simple form of the ECG amplifier as illustrated in Fig. 7 . Assuming the input voltage is sinusoidal; i.e. According to (2) , the nonlinearity coefficient of C 8 (α 8 ) is multiplied by the second stage voltage gain (G) that is equal to 50 in our design. Hence, this capacitor has an important role in the THD. Therefore we have used the parallel structure for implementing this capacitor since parallel structure of MOSCAPs has the highest degree of linearity under zero-bias condition.
If we desire to improve the THD and the circuit area is not very important, we can implement x percentage of C 8 using MOSCAP and the rest of it using MIM capacitor as it can be seen in Equation (3). Assuming x percentage of C 8 is MOSCAP; the THD can be obtained to be:
Regarding (4), if we realize 70% C 8 with MOSCAP, THD is halved compared to the case when all C 8 is completely implemented by MOSCAPs. However, the area of this capacitor becomes 1.9 times larger. Therefore, area in our design is important, we implement C 8 using parallel MOSCAP.
IV. SIMULATION RESULTS
The proposed amplifier is simulated in 180nm CMOS technology using TSMC model. The voltage supply is set to 1V. The characteristic of the amplifier is reported in Table  III . The frequency response of the amplifier is depicted in Fig. 8-a. Fig. 8-b illustrates the amplifier output noise versus frequency.
The CMRR variation of the class A and class AB circuits versus frequency are depicted in Fig. 9 . In this simulation it is assumed that both circuits have the same power dissipation. Class AB has very better CMRR (30dB higher than class A at 60Hz). The obtained THD in different frequencies along with common mode voltage(V c ) are reported in Table IV. To achieve a variable gain we can implement C 7 and C 8 using tunable capacitors (Fig. 9) . All of the capacitors of Fig.9 are implemented by parallel MOSCAPs. The frequency response of the implemented amplifier using this technique for changing the gain is shown in Fig.10 . The characteristic of the designed amplifier is compared with previous works in Table V . As shown in this table the power consumption of the circuit is reduced much while other parameters are not changed considerably. In this paper we use instrumentation structure for ECG application. In the proposed architecture we employ MOSCAPs instead of capacitors to reduce the area of the amplifier. As a result of replacing the MIM capacitors with MOSCAPs, the total area of the ECG amplifier is reduced by a factor of 10. We also use techniques for linearization of MOSCAPs and the amplifier provides output voltage swing of 0.4 V P-P with total harmonic distortion of -50.17 dB at 100Hz. The total power consumption of the amplifier and driven-right-leg circuit is reduced to 72 nW while the important parameters of the amplifier are kept comparable to similar works. This result is achieved using class AB buffer and biasing transistors of the OTA in the sub-threshold region.
